Abstract
1.

Introduction
Vertical MOSFETs are potential candidates in the longer term to replace mainstream lateral devices because they offer a number of important advantages [l-31. First, the channel length is defined using techniques other than lithography, for example epitaxy or ion implantation.
Second, self-aligned double and surround gates can readily he realised with easy access to the gates. Third with surround gates, vertical MOSFETs offer increased current drive per unit silicon area [I-31. However, vertical MOSFETs have one important disadvantage, which is higher overlap capacitances than conventional lateral devices, which has made them less competitive compared with their lateral counterpart. Several approaches have been proposed to reduce overlap capacitance in vertical MOS devices, including selective epitaxy [4] , replacement gate [5] and fillet local oxidation (FILOX) [6] . In this paper novel vertical logic gate stmctures are described and characterised in the surround gate FILOX process [6] . Selective removal of the surround gate to define the logic gate inputs was used to produce logic gates. Overlap capacitances are determined on transistors and gates fabricated with the FILOX process and compared with values on comparable lateral transistors. It is shown that a vertical, surround gate architecture gives a lower gateidrain overlap capacitance than obtained in comparable lateral MOSFETs and a gate/source overlap capacitance that is only slightly higher. Fig.1 shows a schematic cross-section of a vertical MOS transistor with incorporated FILOX oxide. The FILOX process gives increased oxide thicknesses on all horizontal surfaces, which isolates the gate track from Logic gate fabrication & layout the source at the bottom of the pillar and the drain at the top of the pillar [7, 81 . This dramatically reduces both, the gatelsource overlap capacitance where the gate overlaps the implanted source region at the bottom of the pillar and the gate/drain overlap capacitance where the gate track overlaps the top of the pillar. After the gate lithography and isotropic etch, gate fillets are left over on all vertical surfaces. In the next process step a polySi removal mask is introduced which covers portions of the pillar, depending on the type of gate required. If the whole pillar is covered, none of the gate fillet is removed and a surround gate is produced ( fig.2a ). If one side of the pillar is covered, a single gate is produced ( fig.2b ) and if two sides of the pillar are covered, a double gate is produced ( fig.2~ ). The exposed polySi gate fillet is removed using an anisotropic polySi etch. This method allows the fabrication of single and multiple gate transistors on the same wafer and NOR and NAND gates using a variety of approaches. gate fillet removal mask .3 shows the layout of a vertical two-input NOR gate pull down circuit. The device consists of one pillar and two gates, which overlap the pillar structure from two sides. To define the two gates, the polySi removal mask was used to create polySi fillets on opposite sides of the pillar. The drain contact of this device is on the top of the pillar whilst the source and substrate contacts are at the bottom of the pillar.
2.
caused by a difference in the crystallographic orientations of the two faces of the pillar due to nonsymmetrical etching. The threshold voltages for gatel, gate2 and gate 1&2 were 1.24, 1.38 and 1.29V, respectively and the extracted values of subthreshold slope were 113, 114, and 114 mVldec, respectively. 6 shows the output characteristic for the NOR gate with both gates set at 3V, with gate 1 set at 3V and gate 2 set at OV and with gate 1 set at OV and gate 2 set at 3V. As expected, the drain currelit when both gates are on is approximately equal to the sum of the individual drain currents when only one gate is on. However, the gates on the two sides of the pillar are not exactly alike, as can be seen from the different characteristics when gates 1 and two are turned on. This difference is due to the difference in threshold voltage for gates 1 and 2 as seen in fig.5 . 7 shows the transfer characteristics of the vertical NOR gate under consideration. For these measurements the drain was pulled to 3V using a 47kQ resistor. There is a small asymmetry in the output characteristics for gates 1 and 2 due to the difference in threshold voltage on the two sides of the pillar, as seen in fig.5 . capacitance. First the FILOX process increases the oxide thickness on all horizontal surfaces. Second, the nitride spacer used in the FILOX process was much thinner than the gate spacer, which allows the FILOX oxide to extend beneath the gate and reduce the gateisource overlap capacitance at the bottom of the pillar. Third, the nitride spacer was over-etched, which reduces the gate/drain overlap capacitance on the side of the pillar at the top. 
3.
Characterisation of overlap capacitances
Conclusions
We have demonstrated and characterised logic gate structures fabricated in a low overlap capacitance vertical MOSFET process. Layout areas of surround gate vertical transistors have been shown to he 1.64 times smaller than those of conventional lateral transistors with the same gate width. A similar trend is seen for NAND and NOR layouts. The low overlap capacitance FILOX surround-gate process gives lower values of gateldrain overlap capacitance than in conventional lateral transistors, and a gatelsource overlap capacitance that is only slightly higher.
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